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Abstract—This paper presents an 8 channel energy-efﬁcient
neural stimulator for generating charge-balanced asymmetric
pulses. Power consumption is reduced by implementing a fully-
integrated DC-DC converter that uses a reconﬁgurable switched
capacitor topology to provide 4 output voltages for Dynamic
Voltage Scaling (DVS). DC conversion efﬁciencies of up to 82%
are achieved using integrated capacitances of under 1 nF and the
DVS approach offers power savings of up to 50% compared to
the front end of a typical current controlled neural stimulator.
A novel charge balancing method is implemented which has
a low level of accuracy on a single pulse and a much higher
accuracy over a series of pulses. The method used is robust
to process and component variation and does not require any
initial or ongoing calibration. Measured results indicate that the
charge imbalance is typically between 0.05% - 0.15% of charge
injected for a series of pulses. Ex-vivo experiments demonstrate
the viability in using this circuit for neural activation. The circuit
has been implemented in a commercially-available 0.18μm HV
CMOS technology and occupies a core die area of approximately
2.8mm2 for an 8 channel implementation.
Index Terms—Neural stimulator, current mode, Dynamic Volt-
age Scaling, power efﬁcient, charge balancing, proprioception.
I. INTRODUCTION
IN recent years there have been exciting demonstrations ofthe potential beneﬁts offered by electrical neural stimu-
lators in a wide variety of applications such as vision and
vestibular prostheses [1]–[4]. Cochlear implants remain the
main commercial success to date [5]–[7], but there are a
wealth of sensory and motor rehabilitation applications that
are showing rapid progress.
Despite the breadth of applications, the fundamental aim
of all neural stimulators is the same - to deliver a packet
of charge to an area of neural tissue and to thereby initiate
an action potential. In practice safe stimulation means that
the packet of charge delivered to the tissue also needs to be
removed - giving a charge balanced stimulation. Unbalanced
stimulations give rise to DC currents ﬂowing across the
electrode / tissue interface and have been linked with tissue
damage and deterioration of the electrode [8].
Delivery and recovery of this charge packet is typically
achieved using a biphasic voltage or current controlled wave-
form. The former is much more power efﬁcient but does not
allow the amount of charge delivered to be controlled. This
has safety implications and also means that more frequent
recalibration of stimulation intensity is required; as such
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current control is commonly preferred. However, the high
degree of power wasted in current control (see Section III)
is a serious concern in implanted systems for two reasons:
(1) the power consumed is ultimately dissipated thermally
and may damage the surrounding tissue; (2) the increased
energy capacity requirements reduce primary battery lifetime
and increase the number of charging cycles for a secondary
battery.
This paper presents a low power neural stimulator targeted
at a Peripheral Nervous System (PNS) implant for providing
proprioceptive feedback from a prosthetic limb. Preliminary
work towards this has been reported in [9]. This paper details
the complete integrated circuit implementation and provides
experimental results demonstrating both chip functionality and
ex-vivo viability.
The paper is organised as follows: Section II introduces
the application; Section III introduces the system concept;
Section IV details the circuit implementation; Section V
presents simulated and measured results; and Section VI draws
the conclusion.
II. PROPRIOCEPTIVE PROSTHESIS
Proprioception refers to the body’s ability to sense the
position and motion of the various parts of the body and the
forces that are being exerted by it. It is a sense that we are
often not aware of, and yet it is a crucial feedback mechanism
for skilled motor control and learning new motor tasks [10]–
[12].
There are millions of people worldwide who suffer from
impaired proprioception either because of neural damage (such
as sensory neuropathy caused by diabetes [13], [14]), or be-
cause they use an artiﬁcial limb. Broadly speaking any of these
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Fig. 1. Key nerve receptors for proprioception: a muscle spindle and a Golgi
Tendon Organ (GTO).
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Fig. 2. Top level overview of the proposed prosthesis showing the different
functional blocks. Arrow indicates the direction of data ﬂow through the
system.
people could beneﬁt from a proprioceptive prosthesis, provided
they have a degree of motor control in the impaired limb(s)
and an intact proprioceptive system proximal to the implant
site. However, on the grounds of feasibility and perceived user
beneﬁt, our work initially focuses on those people who use
artiﬁcial limbs and in particular upper arm amputees.
In recent years highly capable powered prostheses such
as the DEKA arm have been created, with the tantalizing
potential to provide amputees with an artiﬁcial arm of com-
parable dexterity, size and weight to the human arm [15].
However, enabling the user to effectively control an arm of this
complexity remains a major challenge. A signiﬁcant amount of
research has been undertaken to develop improved interfaces
for prosthesis control and techniques such as Targeted Muscle
Reinnervation have already been shown to provide major
beneﬁts [16], [17]. However, nearly all of this research has
focused on feed forward open loop control techniques which
limits the ultimate performance that can be achieved and also
means that the user must visually monitor their prosthetic limb
when using it [18].
Our research aims to close the loop on these control
techniques by using software to model the movements of a
prosthetic limb and electrical neural stimulation to create a
feedback path that provides proprioceptive information to the
user. We will initially be focussing on ﬂexion and extension of
the elbow joint and mimicking the signals provided by 2 key
nerve receptors for proprioception: (1) muscle spindles which
lie within a muscle and provide feedback on the length and
rate of stretch of that muscle; and (2) Golgi Tendon Organs
(GTOs) which are located at the boundary between muscles
and tendons and measure the amount of force a muscle is
exerting [10]–[12]. These receptors are illustrated in Fig. 1.
The concept for this system is shown in Fig. 2 and es-
sentially consists of three main blocks. The ﬁrst part consists
of sensors to monitor the movement and joint torques of the
prosthetic arm. Secondly a processing block uses biomechan-
ical models to estimate the lengths of various muscles and
the muscle activations that, in a healthy arm, would best ﬁt
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Fig. 3. Overview of the proposed neural stimulator. Light grey areas are
powered from 1.8V supply, dark grey areas from a 6V supply. Thick black
lines indicates the main current path.
the sensor data. This processing block then uses models of
the neural ﬁring patterns of muscle spindles and GTOs to
generate a stimulation pattern that is passed onto the third and
ﬁnal system block - the neural stimulator which stimulates
axons in the Peripheral Nervous System proximal to the
point of impairment. The design of a neural stimulator for
a proprioceptive prosthesis is the subject of this paper.
III. SYSTEM OVERVIEW
The neural stimulator presented here is based on Current
Controlled Stimulation (CCS) but makes use of efﬁcient DC-
DC conversion to address the primary issue with CCS - namely
the excessive power consumption. Section III-A provides a
description of the main sources of power waste and how the
DC-DC conversion is used to mitigate this. The stimulator
is further enhanced by a novel charge balancing approach
(discussed in Section III-B), which is included to improve
the performance as well as the safety of the stimulation
without requiring external components (e.g. off-chip discrete
capacitors or inductors). The fully integrated nature of this
design enables miniaturisation of the implant and helps reduce
the number of fragile bonding wires required.
The main system components are shown in Fig. 3. At a
top level it consists of: a Digital Control block which outputs
timing and control signals; a DC-DC converter which provides
a variable stimulation voltage; an H-bridge array which selects
the electrodes involved in each stimulation; and ﬁnally a
Current Sink which controls the amount of current that ﬂows
through the electrodes during a stimulation. A second DC-DC
converter has additionally been included to provide the 1.8V
supply to power the system core.
A. Energy Efﬁciency
Power consumption in current-mode neural stimulation is
typically dominated by the power used in the front-end to
drive the current ﬂow (i.e. charge stimulus) into and out of
electrodes (see Fig. 5(a)). Kelly in [19] calculated that, even
using a low power current source, as much as 92% of the
front end power is dissipated as heat by the current controlling
transistors. The reason for this can be observed by looking
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Fig. 4. Lumped circuit model of the electrode-tissue interface.
at the electrodes, voltages, and currents associated with this
proprioceptive stimulator.
For our target application, we believe that sub-fascicular
level selectivity will be required and as such we are expecting
to use micro-electrode arrays or intra-fascicular devices such
as the TIME electrodes [20]. These electrodes are usually
modelled as a resistor in series with a parallel resistor and ca-
pacitor (see Fig. 4). This parallel resistance (RF ) corresponds
to the Faradaic ﬂow of current into the tissue due to non-
reversible redox reactions at the interface. RF is typically very
large and so for the simplicity of the analysis in this paper
it will be assumed to be inﬁnite. Based on TIME electrode
impedances we are therefore assuming a resistor (7 kΩ) in
series with a capacitor (7 nF) as our electrode model for this
analysis. In practice the impedance of the electrodes and tissue
will vary considerably and the impact of this on efﬁciency will
be brieﬂy discussed in Section VI.
Selective stimulation of efferent neurons (similar to the
afferent Type Ia and Ib neurons we are targeting) in the
human PNS has been demonstrated in [21], [22] to occur with
charge packets of between 11±5 nC to 29±17 nC. Given these
values our stimulator will be designed to deliver up to 50 nC
in a 100μs pulse (a common pulse duration). The voltage
compliance of the system needs to be greater than the voltage
developed across the electrodes given by:
Ve = Istim ×Relec + Qtotal
C
where Ve, Istim, Relec, Qtotal and C are the voltage across
the electrodes, stimulation current, electrode resistance, charge
stimulus and capacitance respectively. Using our chosen
impedance and charge packet values, this means our system
requires a voltage compliance of ≥ 10.64V. However, it should
be noted that this is just the peak voltage and for the vast
majority of the time the system does not need to operate at this
voltage (see Fig. 5(b)). A typical neural stimulator, however,
has ﬁxed supplies and as such there is no option. This excess
voltage leads to waste power (see Fig. 5(c)).
Ideally the voltage of the power supply to the front end
current control would match the solid black line in Fig. 5(c)
and, as demonstrated by Arﬁn et al. [23], a switching DC-DC
converter can be used to approximate this. However, a switch-
ing DC-DC converter requires bulky external components
which we are looking to avoid and has not yet been shown to
be compatible with our desire for accurate charge balancing.
In this paper we discuss the use of a fully integrated Switched
Capacitor DC-DC converter that creates a series of discrete
output voltages as indicated in Fig. 5(d) in order to achieve
high voltage compliance [24], but also reducing the excess
Cathodic (activation) phase
Anodic (charge balancing
phase
(a) (b)
(c) (d)
-
Fig. 5. Electrical neural stimulation waveforms showing (a) a typical
current asymmetric waveform, (b) the voltage across the electrode, (c) the
power consumption in a typical (current-mode) stimulator, and (d) power
consumption for the proposed scheme. In (c) and (d) the dark line is the
theoretical minimum power consumption, dotted line is the actual power
consumption and the shaded area is the power wasted.
voltage across current controlling transistors and therefore
reducing power consumption. This approach of having a series
of discrete voltage steps available on a chip is used widely in
low power CPUs and is commonly referred to as Dynamic
Voltage Scaling [25].
B. Charge Balancing
Charge balancing in current controlled stimulation, is fun-
damentally a challenge of matching the current source in the
cathodic phase with the current sink in the anodic phase. One
solution to this is to use a calibration phase to match a current
sink and source prior to stimulation [26], [27]. However, a
more elegant solution is to use an H-bridge, which enables
the same current source to be used for both phases (thus
eliminating mismatch concerns). The direction of current ﬂow
through the electrode is simply switched / steered as shown
in Fig. 6(a).
Load
I
VDD
VSS
Load
I
VDD
VSS
Fig. 6. H-bridge conﬁguration for biphasic current control. Switches allow
bi-directional ﬂow of current through a load.
Both these solutions assume that a symmetrical biphasic
waveform is used, i.e. the amount of current ﬂowing in
the anodic and cathodic phases is the same. However, an
asymmetric waveform (Fig. 5(a)) with delay between the
cathodic and anodic phases has been shown to provide major
beneﬁts such as reducing power consumption and initiating
action potentials at signiﬁcantly lower charge thresholds [28]
which improves stimulation safety.
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In this paper we propose a variant on the H-bridge approach
that is compatible with an asymmetric waveform and is based
on the assumption that it is acceptable to achieve accurate
charge balancing over a series of pulses rather than on a
single pulse. The fundamental principle is that during the
high amplitude cathodic phase N current sinks are acting in
parallel to pull current through the electrodes for a time T .
Then during the low amplitude anodic phase 1 current sink is
acting to pull current through the electrodes (in the opposite
direction) for a time NT . On a single stimulation this will
not give accurate charge balancing as the current sinks are
not perfectly matched. However, if the current sink that is
active in the anodic phase is changed after each stimulation
then after N stimulations each sink will have been active for
the same amount of time during cathodic and anodic phases
giving accurate charge balancing. The value of N can be any
real, positive integer and choosing a value for N depends on
a tradeoff between the aforementioned beneﬁts of asymmetric
pulses versus the increased duration of the anodic phase that
occurs as N is increased.
IV. CIRCUIT IMPLEMENTATION
The circuit has been implemented in a commercially avail-
able High Voltage 0.18μm CMOS technology provided by
AMS / IBM (H18A4/7HV). This section details the transistor
level circuit implementation.
A. Controller
RESET
IDLE /
WAIT
INITIALISE 
CATHODIC
CATHODIC
STIMULATION x3
DISABLE
STIMULATION
INITIALISE 
ANODIC
ANODIC 
STIMULATION
DISABLE
STIMULATION
x15
LOAD
DATA
x1
Data ready
Fig. 7. State diagram for the neural stimulator controller. The solid lines
indicate normal clock cycle based transitions, dotted lines indicate transitions
caused by data ready (labelled) or reset signals.
This is essentially a ﬁnite state machine made up of a
synchronous counter and a series of supporting digital logic
blocks for controlling the various sub-systems. The stimulus
is initiated on receipt of a data ready signal which enables
the synchronous counter and reads in a 15-bit instruction
that controls the stimulus output. This 15 instruction consists
of: channel selection (3-bit), stimulation current (6-bit) and
oscillator frequency (6-bit) for the DC-DC converter. The
counter runs on a ﬁxed 40 kHz clock and steps through the
various states indicated in Fig. 7 to provide the stimulation
timing signals and power enable signals to the sub-systems (re-
ducing power consumption) as described in Table I. A single
stimulation takes 26 clock cycles (650μs) and therefore this
system is currently capable of in excess of 1500 stimulations
per second.
TABLE I
CONTROLLER STATE DESCRIPTIONS.
State Clock
Cycles
Action
Idle / wait N/A Await data ready signal
Load data 1 Read in 15 bit control instruction
Initialise Cathodic 2 Set & enable oscillator, current sink and
comparators.
Cathodic stimulation 4 H-bridge set to chosen channel
Disable stimulation 1 Disable all subsystems
Initialise Anodic 1 Set and enable oscillator, current sink
and comparators.
Anodic Stimulation 16 H-bridge set to chosen channel
Disable stimulation 1 Disable all subsystems
Reset 1 Disable all outputs, reset all latches and
ﬂip ﬂops
B. DC-DC converter
At the core of this system is a DC-DC converter to provide
Vstim. This converter is a rapidly reconﬁgurable switched-
capacitor network capable of generating: 3V, 9V and 12V
from an input power supply of 6V. These outputs are unreg-
ulated and thus drop slightly under load. This, however, does
not affect the stimulation output as the current is controlled
using a ﬂoating source voltage that is independent of the
DC-DC converter output. The DC-DC converter operates in
a free running mode, i.e. it starts outputting at 3V and asyn-
chronously increases the output voltage during a stimulation.
The signal for increasing the output voltage is determined by
comparing the gate voltages (V1 - V4 in Fig. 10) on the high
voltage thin oxide cascode transistors with a reference voltage.
When this reference voltage is exceeded (indicating that the
cascode transistors are close to leaving the saturation region),
a feedback signal is sent to the DC-DC converter to increase
the output voltage.
The building blocks of the DC-DC converter are shown in
Fig. 8a–e. The ﬁrst section includes a 6-bit charge scaling
DAC which is combined with a current starved ring oscil-
lator to create a digitally controlled oscillator (as shown in
Fig. 8a) with an output frequency range of between 50 kHz and
3.3MHz. Due to the constant current nature of the load, this
frequency is linearly related to how much current the converter
can supply (for a given voltage ripple on the output). This
frequency is therefore tuned according to the current required
during the cathodic (high amplitude) phase and the amount
of voltage ripple that is acceptable on the output. To prevent
excess power consumption during the lower amplitude anodic
phase (i.e. when the stimulation current to be delivered is a
quarter of the cathodic level) a frequency divider (based on a
2 bit counter) is used.
The output of the oscillator is then passed to a non-
overlapping clock generator (as described in [29]) which
generates 2 complementary and non-overlapping clocks at the
oscillator frequency. The separation between the two clock
phases (C1, C2) has been designed to be approximately 8 ns
to ensure that, even with process variation and delay mismatch,
the complementary switch groups will never be active at
the same time (as veriﬁed in Monte Carlo and transient
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Fig. 8. The DC-DC converter. (a) Circuit schematic of the digitally controlled oscillator comprising of a voltage DAC, a current starved ring oscillator, a
frequency divider and a non-overlapping clock generator. (b) Block diagram of the DC-DC converter. (c) Switching combinations for the transistors in the
Switched Capacitor network. (d) Level shift and charge pump for driving high voltage transistors from low voltage logic. Mid-voltage transistors are shown
with thick gates and high voltage transistors are shown with thick asymmetric gates. PMOS dimensions are 2/1μm and NMOS dimensions are 1/1μm unless
otherwise stated. (e) Circuit schematic showing the switched capacitor network as implemented. All transistors are minimum length, wide devices (width 
length).
simulations).
At this point the DC-DC converter splits into 2 identical
component chains consisting of: a logic block that determines
the switches to activate; a level shifting block to enable
the 1.8V logic signals to drive high voltage transistors; and
a switched capacitor network which performs the voltage
conversion. Each of these component chains is supplied with
both C1 and C2, but the input pins for the clocks are reversed
in one of the chains, causing the two chains to operate
in antiphase (i.e. when one chain is charging its switched
capacitor network the other is discharging). The level shift
circuit used (see Fig. 8d) is a combination between a standard
level shift circuit and a clock driver (charge pump) [29],
enabling high voltage switches to be driven at approximately
twice the supply voltage.
The principle of operation of each of the switched capacitor
networks is illustrated in Fig. 9. This shows how each of the
networks charge and discharge to each of the output voltages
(i.e. 3V, 6V, 9V, 12V). During charging, the capacitors can be
connected either in series as a potential divider (Figs 9(b) and
(d)) or in parallel (Fig 9(f)) charging the capacitors to 3V or
6V respectively. During the discharge phase the bottom plate
of the capacitor can either be connected to ground, providing
an output of 3V or to the supply, giving an output of 9V
or 12V. As 6V is the supply voltage, it is most efﬁcient
to simply connect the output to the supply for this voltage.
Again it should be noted that due to the clock arrangement
when one switched capacitor network is charging the other is
discharging, as this greatly reduces the voltage ripple on the
output.
The actual implementation of the switched capacitor net-
work is shown in Fig. 8e. Back to back (source to source)
high voltage NMOS transistors were used so as to comply
with design rules. The operation of the switches (i.e. selection)
is shown in Fig 8c.
For the complete DC-DC converter, a total on chip capaci-
tance of 900 pF (using Dual Metal Insulator Metal capacitors)
is used for the two switched capacitor networks. This consists
of 150 pF for each of the 2 capacitors in each network and a
300 pF load capacitance to limit the output ripple.
C. Current Sink
The design of the current sink is shown in Fig. 10. The
ﬁrst stage, consisting of a current reference, produces a stable
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Fig. 9. Charging and discharging cycles of the DC-DC converter. Not shown
is the 6V output where the supply is shorted to the output.
1.6μA current which is mirrored into a 6-bit binary-weighted
current-DAC. PMOS transistors (S1 - S6) act as switches
controlling which branches of the DAC are active and therefore
the output of the DAC stage. Due to the binary weighting the
gain of the DAC stage is selectable between 0 and 3 1516 and as
such the output current is controllable in steps of 0.1μA up
to 6.3μA.
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Fig. 10. Circuit schematic of the current reference, DAC and regulated
cascode current mirror.
The current generated by the DAC then ﬂows into a
regulated cascode current mirror. This mirror is set up with
each branch having a W/L ratio 20 times that of the branch
being mirrored so that up to 80 times the DAC output current
can ﬂow through the combined sink. A folded cascode op-
amp driving a high voltage thin-oxide transistor (VGS(max) =
1.8V) is used to regulate the VDS of each of the mirroring
transistors [30], [31]. Each op-amp can be individually de-
activated, thereby turning off the respective cascode device.
During the cathodic stimulation phase all four op-amps are
active providing the full factor of 80 gain, however, during
the anodic stimulation phase only one of the op-amps is used
and as such the gain drops to a factor of 20. This provides the
4:1 ratio between the cathodic and anodic phases. The current
sink is capable of sinking between 2μA and 504μA.
The novel charge balancing approach discussed in Sec-
tion III-B can now be examined with this system. Looking
at Fig. 10, in the cathodic phase the total charge injected (Qi)
into the electrodes will be:
Qi = (Istim1 + Istim2 + Istim3 + Istim4)× T
where T is the cathodic phase duration. In the subsequent
anodic phase, one of the regulated cascodes will be active for
4 times the duration and the charge removed (Qr) from the
electrodes will be (for example):
Qr = Istim2 × 4× T
The 4 cascoded transistors were matched carefully during
layout so this will provide a certain level of charge balancing,
but accurate charge balancing can be achieved if the op-amp
activated in the anodic phase is changed sequentially for each
stimulation, i.e. interleaved. This is because over a series of
4 stimulations each of the mirrors will have been active for
the same amount of time anodically as they were cathodically
and as such errors due to process variation and mismatch will
cancel. The controller has a 2-bit counter for each channel that
increments after each anodic stimulation so as to ensure that
each op-amp is used in turn.
As mentioned in Section IV-B, the outputs from these op-
amps are monitored to determine when the cascode transistors
are leaving saturation and therefore when to trigger an increase
in the DC-DC converter output. The monitoring is achieved
using a 2-stage comparator with 100mV of hysteresis - one
terminal is connected to the op-amp output and the other
connected to a reference voltage (approximate value 1.4V).
D. H-bridge
The H-bridge block consists of an array of 8 H-bridges
(one per channel) arranged in parallel and level shifters to
drive the high voltage transistors that are used for the switches
(in a transmission gate arrangement). The level shift circuit
is identical to the one used in the DC-DC converter. The
parallel H-bridge arrangement enables a single current sink to
selectively pull current through any of the 8 channels, however,
this does mean that only a single channel can be active at
any moment in time. It is envisaged that the end application
will target electrode sites at close proximity and therefore a
Continuous Interleave Strategy (CIS) [32], [33] will be used
to avoid any cross-stimulation.
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E. Core Supply DC-DC converter
To operate the system from a single 6V supply, a second,
auxiliary DC-DC converter has been included to generate the
lower voltage supply to the system core. This has been imple-
mented as a serial-parallel switched capacitor converter [34],
but utilises the same 2 phase concept as the core DC-DC
converter to reduce voltage ripple. The 6V (peak to peak)
clock for this converter is supplied by an external input and
is split into 2 phases using the same non-overlapping clock
method as used for the core DC-DC converter.
F. ESD and pad ring
The combination of high voltage inputs and outputs, and
low voltage logic signals requires a split approach to ESD
protection and the pad ring. Fig. 11 shows a photograph of the
manufactured chip die. Along the left hand side and partway
along the top of the die, the high voltage I/O cells can be seen
and these are protected with a 20V clamp device provided in
the foundry models. Along the top-right and right hand side
of the die are the low voltage digital and analogue pads for
external interfacing and core test. These are standard LV I/O
cells protected by a 1.8V clamp.
H-Bridge drivers (8-channels)
DC-DC Converter
Current Sink Digital
Control
Auxillary
Circuits
High Voltage (20V) I/O Low Voltage (1.8V) I/O
Fig. 11. Microphotograph of the neural stimulator, measuring 2mm ×
2.7mm.
V. EXPERIMENTAL RESULTS
The system has been validated through a series of tests
including design simulation, bench-top chip measurements and
ex-vivo lab experiments on a peripheral nerve.
A. Simulated Results
The circuit was initially simulated using foundry-supplied
PSP models with the Cadence Ultrasim and Spectre simula-
tors. Transient simulations (shown in Fig. 12) for the neural
stimulator show that it should be capable of achieving a
voltage output of approximately 11.5V, although between
0.3V (at minimum current) and 0.7V (at maximum current)
of this is required as voltage headroom to keep the current
sink transistors in saturation. These results additionally show
that despite 100mV ripple on the DC-DC converter output,
the resulting current sink ripple was typically <2μA (at the
maximum current of 504μA).
C
ur
re
nt
 (μ
A
)
V
ol
ta
ge
 (V
)
Time (μs)
V
ol
ta
ge
 (V
)
(a)
(b)
(c)
C
ur
re
nt
 (
μA
)
Time (μs) 355350
124.5
125
125.5
350
V
ol
ta
ge
 (V
)  
Time (μs) 355
2.7
2.75
2.8
-
Fig. 12. Transient analysis of the neural stimulator for a full-scale stimulus
(504μA) showing: (a) stimulation (electrode) current, (b) voltage output of
the DC-DC converter, (c) voltage across the electrode model. Insets show
close ups of the ripple.
The DC-DC converter efﬁciency was evaluated under a
variety of ideal current loads (with switching frequency tuned
to the load) and the results are shown in Fig. 13. These results
show that the conversion efﬁciency is above 80% for 9V
and 12V outputs across much of the load range. However,
the efﬁciency is worse for light loads and across the entire
range for the 3V output. This is because the clock, level shift
and charge pump overheads make up a signiﬁcantly higher
proportion of the total power consumption at these lower
outputs.
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Fig. 13. Simulated DC converter efﬁciency for different target stimuli (i.e.
output current) for 3 V, 9 V and 12V compliances.
Monte-Carlo simulations were performed with a ﬁxed DC
voltage source to ensure that the proposed charge balance
approach was robust to process variation and mismatch (using
foundry supplied models of the process). Fig. 14 shows
simulated charge imbalance after 1 and 4 stimulation cycles at
maximum current. The results show that although there is still
some error in charge balance, the likely error is reduced from
hundreds of pico-coulombs (for a single pulse) to a few tens
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of pico-coulombs over 4 stimulations. Possible causes of the
ﬁxed offset of approximately -26 pC include charge injection
and an inaccuracy in the timing of the signals controlling the
stimulation.
mean = −14.8012p
sd = 133.068p
mean = −26.0215p
sd = 634.129f
Charge (pC) Charge (pC)
Fig. 14. Monte Carlo simulations of charge remaining on the electrodes after:
(a) single stimulation pulse, and (b) a series of 4 stimulations at maximum
stimulation current.
B. Measured results
The fabricated chips were bonded in a JLCC84 package
and mounted on a custom designed PCB test platform. Power
was supplied from a Keithley 2602 source meter, the 40kHz
clock was supplied from a function generator, and, for testing
purposes, the digital inputs were simply controlled from DIL
switches. A lumped model for the electrode was used (con-
sisting of a 6.8 kΩ resistor in series with 2 parallel ceramic
capacitors totalling 6.9 nF) to approximate our target electrode
impedance. Initial investigations focused on verifying that the
various subsystems of the chips were working as expected.
This was achieved by observing the currents and voltages
output by the chip during stimulation cycles. A selection
of the measured waveforms are presented in Fig. 15 and in
comparison with those presented in Fig. 12 show that the
chip is operating as expected, in particular that the maximum
voltage output closely matches the 11.5V expected. Figs. 15(a)
and (c) involved measuring voltage drops across a resistor and
this is likely a major contributor to the noise shown on these
signals.
Once the functional veriﬁcation had been completed, per-
formance measurements were undertaken. The ﬁrst to be mea-
sured was the charge balancing performance. This was tested
by driving the stimulation current into the charge measuring
terminals of a Keithley 6517a electrometer, which functionally
acts as op-amp based charge integrator. The cumulative charge
imbalance over 1000 stimulations was measured for a range
of stimulation currents and the average charge imbalance is
shown in Fig. 16(a) and the percentage error is shown in
Fig. 16(b). These results indicate good charge balancing with a
charge delivery error of between 0.05% to 0.15% across nearly
the entire stimulation range with only the lowest stimulation
level deviating from this.
The quiescent power consumption of the chips was mea-
sured as approximately 185μW using an Agilent 6705b (av-
eraging out as 23.2μW per channel). The dynamic power
consumption (during stimulation) of the fabricated chips was
measured by connecting a 1.2 kΩ resistor in series with the
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Fig. 15. Sample results of the neural stimulator. Shown are: (a) the current
through the lumped electrode model, (b) the output voltage of the DC-DC
converter, (c) the electrode voltage during stimulation. Phases I through to VI
match the states listed in Table I starting with “Initialise Cathodic”.
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Fig. 16. Charge imbalance results. Shown are (a) the cumulative charge
imbalance averaged over 1000 stimulations vs charge injected per stimulation;
(b) the charge imbalance as a percentage of charge injected.
6 V power supply and monitoring the voltage drop across it
on an oscilloscope. This allowed the current, and therefore
the power consumed, during a stimulation to be estimated.
As proposed in [19] and [23], power savings achieved by
this proposed system will be evaluated by comparing with
power consumption in the front end of a baseline ﬁxed supply
current stimulator that has similar voltage compliance (in our
case 11V) and a low voltage headroom. Power consumption
estimates for the whole system were gathered for a range
of stimulation currents on an electrode (6.8 kΩ and 6.9 nF)
and are shown in Fig. 17(a) alongside simulated and baseline
results. The percentage energy reduction that this stimulator
provides compared to a standard current mode stimulator is
shown in Fig. 17(b).
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Fig. 17. Energy per stimulation. Shown are (a) how energy consumption
(per stimulation cycle) varies with stimulation current; (b) percentage energy
saving by the proposed system.
C. Ex-Vivo Results
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Fig. 18. Experimental setup for the ex-vivo test.
Once the various laboratory tests had been performed to
characterise the chip’s performance, the core system function-
ality was validated ex-vivo by stimulating a peripheral nerve.
The experimental setup is outlined in Fig. 18. The peripheral
nerve was a carefully extracted sciatic nerve (from a dissected
African clawed frog - Xenopus laevis) of approximately 10 cm
length, that had been tied at both ends and immersed in
amphibian Ringer’s solution [35]. A cuff electrode was placed
around one end of the nerve and connected to the stimulator.
The measured cuff impedance was 3.01 kΩ and the stimulator
was set up to repeatedly deliver and recover 20 nC of charge
(200μA) at a rate of 10 stimulations per second. Induced
action potentials were measured at the other end of the nerve
fascicle and a sample of the recorded data is shown in Fig. 19.
The results clearly show that the chip successfully stimulated
the nerve fascicle, and an enlarged action potential shows: the
stimulation artefacts (I), the cumulative action potential of the
fast conducting (A-α) ﬁbres (II), and the cumulative action
potential of the slower conducting (A-β) ﬁbres (III) [36].
VI. DISCUSSION AND FUTURE WORK
This paper has presented a neural stimulator that implements
a novel approach to charge balancing - allowing asymmetric
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)
Fig. 19. ex-vivo measured response to stimulation. Shown are: (a) action
potentials generated in a peripheral nerve with the neural stimulator, (b) an
enlargement of a single stimulated action potential, (c) the measured current
stimulus that initiated the action potential.
stimulation patterns to be used - and uses a fully integrated
switched capacitor DC-DC converter to reduce system power
consumption. Table II compares this work to other designs
that achieve high energy-efﬁciency compared to basic current
mode stimulators.
Our work has demonstrated that dynamic voltage scaling
using switched capacitor DC-DC conversion can be employed
on current-mode stimulation to achieve power savings of up
to 50%. The output currents (as seen in Fig. 15 (d)) are stable
and show that the DC-DC converter has minimal impact on
current stimulus output. The voltage ripple on the output of
the converter does cause some current ripple through the elec-
trodes but in simulations this is less than 2μA (peak-to-peak)
at the maximum stimulation current. Furthermore, this is at the
DC-DC converter clock frequency (i.e. up to 3.3MHz) and is
thus unlikely to have a physiological impact on stimulation.
Power reduction was not achieved at low stimulation currents,
likely as a result of the quiescent system power consumption
and overheads in operating the DC-DC converter. However,
actual power waste in this region is expected to be reasonably
small due to the low current levels involved and, assuming the
stimulation patterns contain a mixture of high and low stimulus
currents, it is likely these power losses will be more than
compensated for by the power savings at higher power levels.
There are also a number of possible mitigation strategies to
avoid power loss at low current levels (e.g. modifying the
system to simply use the 6V supply at low load currents),
however, these incur additional complexity. Unless the low
load efﬁciency of the converter can be signiﬁcantly improved,
it seems unlikely that stimulators operating at currents below
100μA will beneﬁt from DC-DC converter integration.
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TABLE II
COMPARISON WITH OTHER LOW-POWER NEURAL STIMULATOR DESIGNS.
S. K. Arﬁn and S. K. Kelly and J.-J. Sit and This work
R. Sarpeskhar [23] J. L. Wyatt [19] R. Sarpeskhar [26]
Technology 0.35μm CMOS 1.5μm CMOS 0.7μm HV CMOS 0.18μm HV CMOS
Dynamic range 0–450μA 0–136μA 0–1mA 0–504μA
Voltage compliance 3V 1.75V 15V 11.5 V
Stimulus control Current-mode Voltage-mode Current-mode Current-mode
Power savings* ≤62% ≤66% n/A ≤50%
Ext. components Yes Yes No No
Charge mismatch n/A n/A ≤0.4% ≤0.45%
Channels 1 15 16 8
*Power savings relative to a typical current controlled stimulator
Charge balanced stimulation pulses are important for patient
safety and preventing electrode degeneration. DC current ﬂows
of 100 nA across an electrode have been correlated with tissue
damage in animal models [8] and industry targets a DC error
of < 25 nA [26]. The stimulator proposed here is capable
of stimulating at over 1500 pulses per second, but will in
practice only be used to deliver up to 80 stimulations per
second per channel (based on maximum observed ﬁring rates
of human proprioceptors [37], [38]). Each stimulation delivers
up to 50nC of charge and therefore this stimulator injects and
extracts up to 4μA from the tissue per channel. Measured
results show the proposed system delivered charge imbalances
of up to 5% (equivalent to 200nA) for a single stimulation and
a worst case charge imbalance of 0.46% (18nA) for a series of
stimulations, with typical charge balancing performance in the
0.05% - 0.15% range. The proposed interleaving of current
sinks therefore enables asymmetric waveforms while keeping
charge balancing performance in the safe operating region.
A. Future Work
The stimulator presented here is a proof of principle
prototype; planned alterations for a future iteration include
increasing the number of channels to 16 and reducing the
number of bond pads (by removing testing I/O pads and
utilising serial rather than parallel data transmission). There
are also a number of areas identiﬁed for further investigation
including:
• The power consumption and issues associated with inte-
grating a voltage regulator to reduce ripple.
• Alternate DC-DC converter control strategies to improve
low current stimulation efﬁciency.
• More comprehensive in vitro testing, including using
electrodes of various impedances, to better determine real
world efﬁciency and to investigate the increased current
ripple observed in Fig. 18.
• And ﬁnally a proposed system redesign to enable the sys-
tem stimulation voltage (Vstim) to be set to 0V (ground)
in the anodic phase - allowing the energy stored in the
electrode capacitance to be more efﬁciently recovered.
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